Educational guide 2014_15
Escola de Enxeñaría de Telecomunicación
Máster Universitario en Enxeñaría de Telecomunicación
 Subjects
  Codeseño Hardware/Software de Sistemas Empotrados
   Methodologies
Methodologies   ::  Teaching methodology guide
  Description
Master Session Conventional lectures.

Through this methodology the outcomes CE11/TT11 and CE12/TT12 are developed.
Integrated methodologies Problem based learning (PBL): Problem solving. Design of synthesisable circuits in VHDL and software programs in C language. To solve them, the student has to previously develop certain outcomes.

Through this methodology the outcomes CB5, CG1, CG8, CE11/TT11 and CE12/TT12 are developed.
Laboratory practises VHDL design of digital circuits and circuit implementation in FPGAs and development of software programs in C language. Integration of both to build an embedded system in a FPGA.

Through this methodology the outcomes CB5, CG8, CE11/TT11 and CE12/TT12 are developed.
Integrated methodologies Project based learning. The students must design an embedded system to solve a problem. In order to that, the students must plan, design and implement the necessary steps.

Through this methodology the outcomes CB5, CG1, CG8, CE11/TT11 and CE12/TT12 are developed.
Presentations / exhibitions Exhibition of the results of the project developed.

Through this methodology the outcomes CB5, CG1, CG8, CE11/TT11 and CE12/TT12 are developed.
Universidade de Vigo            | Reitoría | Campus Universitario | C.P. 36.310 Vigo (Pontevedra) | Spain | Tlf: +34 986 812 000