This course will be taught and assessed in English.
The course documentation is in English.
The main learning goals of this course are:
• Introduction to VHDL for synthesis.
• Design and synthesis of synchronous digital systems.
• Development, synthesis and verification of programmable digital circuits, using VHDL for its application in the field of the Telecommunications.
