Guia docente 2016_17
Escola de Enxeñaría de Telecomunicación
Telecommunication Engineering
 Subjects
  Integrated Circuits Design and Manufacturing
   Planning
Methodologies  ::  Tests
  Class hours Hours outside the classroom Total hours
Master Session 14 28 42
 
Troubleshooting and / or exercises 4 28 32
 
Laboratory practises 9 22.5 31.5
 
Short answer tests 1 4 5
Troubleshooting and / or exercises 1 5.5 6.5
Practical tests, real task execution and / or simulated. 1 7 8
 
*The information in the planning table is for guidance only and does not take into account the heterogeneity of the students.
Universidade de Vigo            | Reitoría | Campus Universitario | C.P. 36.310 Vigo (Pontevedra) | España | Tlf: +34 986 812 000