Guia docente 2016_17
Escola de Enxeñaría de Telecomunicación
Telecommunication Engineering
 Subjects
  Hardware/Software Design of Embedded Systems
   Planning
Methodologies  ::  Tests
  Class hours Hours outside the classroom Total hours
Master Session 5 10 15
 
Troubleshooting and / or exercises 5 20 25
Laboratory practises 10 10 20
Tutored works 9 48 57
 
Presentations / exhibitions 1 7 8
 
 
*The information in the planning table is for guidance only and does not take into account the heterogeneity of the students.
Universidade de Vigo            | Reitoría | Campus Universitario | C.P. 36.310 Vigo (Pontevedra) | España | Tlf: +34 986 812 000