Guia docente 2023_24
Escola de Enxeñaría de Telecomunicación
Grado en Ingeniería de Tecnologías de Telecomunicación (docencia en inglés)
 Subjects
  Digital electronics
   Contents
Topic Sub-topic
Unit 0: Summary Teaching Staff. Identifying Data. Lecture sessions. Laboratory Sessions. Planning. Assessment. Lecture Scheduling. Laboratory Scheduling. Bibliography.
Unit 1: Introduction to Digital Electronics Introduction. Number Systems and Digital Codes. Boolean Algebra. Truth tables. Logic Gates. Logic Circuits. Simplyfing logic funcions. Combinational Systems Design with Logic Gates.
Unit 2: Introduction to VHDL Relevant Language Elements and Concepts for this Course.
Unit 3: Basic Combinational Systems (I) Functional Blocks. Technologies and Output Types of the Digital Circuits. Decoders.
Unit 4: Basic Combinational Systems (II) Multiplexers. Encoders. Demultiplexers. Programmable Memories or Look-Up Tables (LUT).
Unit 5: Arithmetic Systems Comparators. Parity Detection and Generation. Arithmetic Circuits. Application Examples. VHDL Description.
Unit 6: Sequential Logic Systems Principles Definition and Classification. Latches and flip-flops. Application Examples. VHDL Description.
Unit 7: Synchronous Sequential Systems Registers. Counters. Shift Registers. Application examples. VHDL description.
Unit 8: Control Synchronous Sequential Logic Design Control Synchronous Sequential Systems Design. Application Examples. VHDL Description.
Unit 9: Memory Units Classification. Active and Pasive Random Access Memories (RAM and ROM). Content Access Memories (CAM). Sequential Access Memories (LIFO, FIFO, Circulars).
Practice 1 Introduction to Design using VHDL and the Vivado Design Tool (I).
Practice 2 Introduction to Design using VHDL and the Vivado Design Tool (II).
Practice 3 Combinational System Design and Implemetation (I).
Practice 4 Combinational System Design and Implemetation (II).
Practice 5 Combinational System Design and Implemetation (III).
Practice 6 Combinational System Design and Implemetation (IV).
Practice 7 Arithmetic Circuits.
Practice 8 Arithmetic Systems.
Practice 9 Sequential Circuits.
Practice 10 Sequential Systems (I).
Practice 11 Sequential Systems (II).
Practice 12 Sequential Systems (III).
Universidade de Vigo            | Reitoría | Campus Universitario | C.P. 36.310 Vigo (Pontevedra) | España | Tlf: +34 986 812 000