Universida_{de}Vigo

Subject Guide 2016 / 2017

| ~ | | | Subjec | t Guide 2016 / 2017 |
|--|---|---|---|--|
| | | | | |
| IDENTIFY | | | | |
| | hable Electronic Circuits | | | |
| Subject | Programmable | | | |
| | Electronic Circuits | | | |
| Code | V05G300V01502 | | | |
| Study | Degree in | | | |
| programm | e Telecommunications Technologies | | | |
| | Engineering | | | |
| Descriptor | ECTS Credits | Choose | Year | Quadmester |
| Descriptor | 6 | Mandatory | 3rd | 1st |
| Teaching | Spanish | Manualory | JIU | 150 |
| language | Galician | | | |
| Departmer | | | | |
| | r Álvarez Ruiz de Ojeda, Luís Jacobo | | | |
| Lecturers | Álvarez Ruiz de Ojeda, Luís Jacobo | | | |
| Lecturers | Machado Domínguez, Fernando | | | |
| | Moure Rodríguez, María José | | | |
| | Poza González, Francisco | | | |
| | Valdés Peña, María Dolores | | | |
| E-mail | jalvarez@uvigo.es | | | |
| Web | http://www.faitic.uvigo.es/ | | | |
| General | The main learning goals of this course are: | | | |
| descriptior | Architecture of microprocessors, microcontrollers a | | | |
| | Design methods and tools to acquire the necessary | y skills to design syste | ms based on these of | levices. |
| techn B4 CG4: knowl Engin B13 CG13 C7 CE7/T mana netwo C8 CE8/T teleco C14 CE14/ usage C15 CE15/ D2 CT2 U D3 CT3 A ethica | The knowledge of basic subjects and technologies the ologies, as well as to give him great versatility to co The ability to solve problems with initiative, to make edge and skills, understanding the ethical and profe- eer activity. The ability to use software tools that support proble 2: The ability to use communication and software ap gement, visualization, etc.) to support the developm rks, services and applications. 3: The ability to use software tools for bibliographica mmunications. T9: The ability to analyze and design combinatory a of integrated circuits and microprocessors. T10: The knowledge and application of the fundame nderstanding Engineering within a framework of sus wareness of the need for long-life training and conti a attitude toward different opinions and situations, p on, as well as respect for fundamental rights, access | nfront and adapt to ne creative decisions and ssional responsibility of m solving in engineeri oplications (ofimatics, o ent and operation of E al resources search or i nd sequential, synchro entals of description lar stainable development nuous quality improve particularly on non-disc | w situations d to communicate a of the Technical Tele ng. databases, advance lectronics and Teleo information related mous and asynchror nguages for hardwar ment, showing a fle | nd transmit communication d calculus, project communication with electronics and hous circuits and the re devices. |
| | | | | |
| Learning | | | | |
| Expected r | esults from this subject | | Tra | ining and Learning Results |
| To underst (FPGAs). | and the basic architecture of microprocessors, micro | ocontrollers and config | urable devicesB3 | C14 C15 |
| | e methods and techniques of design of integrated h toc). | ardware/software syste | ems (System B3 | C14 C15 |
| | e hardware and software tools for the design of syst | ems based in program | imable B13 | C14 C15 |
| | | | | |

| C14 | | | |
|-----|-----|---------------------------|--|
| | C15 | | |
| B3 | C7 | D2 | |
| B4 | C8 | D3 | |
| B13 | C14 | | |
| | C15 | | |
| _ | B4 | B3 C7 B4 C8 B13 C14 | |

| Contents | |
|--|--|
| opic | |
| LESSON 1 THEORY (1 h.). INTRODUCTION TO | 1.1 Introduction. |
| PGAs. | 1.2 Definition of FPGA. FPGA classification. |
| | 1.3 FPGA architectures. |
| | 1.3.1 Logical resources. |
| | 1.3.1.1 Configurable Logic Blocks. |
| | 1.3.1.2 Internal Logic Blocks. |
| | 1.3.1.3 Input/Output Blocks. |
| | 1.3.1.4 Embedded circuits. Memories. PLL digital circuits. Arithmetical |
| | circuits. Multipliers. DSP blocks. Serial transceivers. |
| | 1.3.2 Interconnection resources. |
| | 1.3.2.1 Interconnection lines. |
| | 1.3.2.2 Configurable connection points. |
| | 1.3.3 Examples of commercial FPGAs. |
| | 1.4 FPGA technologies. |
| | 1.4.1 FPGA manufacturing technologies (LVTTL, LVCMOS, etc.). |
| | 1.4.2 FPGA configuration technologies. |
| | 1.4.2.1 Static RAM technology (SRAM). |
| | 1.4.2.2 Antifuse technology. |
| | 1.4.2.3 Non-volatile memory technology (EEPROM). |
| | 1.4.2.5. FPGA configuration. Methods. External programmer. In System |
| | Programmable (ISP). |
| | 1.5 General characteristic of the FPGAs. |
| | 1.6 Advantages of the FPGAs. |
| | 1.7 Stages of the design of digital systems with FPGAs. |
| | 1.7.1. Design implementation with FPGAs. |
| | 1.8 FPGA CAD tools. |
| | 1.8 FPGA CAD tools. 1.9 FPGA applications. |
| | |
| | 1.10 FPGAs versus other circuits. Comparative analysis. |
| ESSON 2 THEORY (1 h.). XILINX SPARTAN 3 FP | |
| AMILY. ARCHITECTURE. | 2.2 Xilinx Virtex 2 family architecture. |
| | 2.2.1 Logical resources. CLBs. [Slices]. RAM-based shift registers. |
| | 2.2.2 Internal memories. Distributed memory. Embedded memory. |
| | 2.2.3 Clock circuits. |
| | 2.2.4 Hardware multipliers. |
| | 2.2.5 Input / Output technologies. |
| | 2.3 Spartan 3 vs. Virtex 2. |
| | 2.4 Spartan 3E vs. Spartan 3. |
| | 2.5 Synthesis guidelines. |
| ESSON 3 THEORY (2 h.). INTRODUCTION TO | 3.1 Introduction. Definition of microcontroller. |
| IICROCONTROLLERS. | 3.2 Internal architecture. Harvard. Von Neumann. |
| | 3.2.1 Control Unit. |
| | 3.2.2 ALU. |
| | 3.2.3 Instruction set. RISC. CISC. |
| | 3.3 External architecture. |
| | 3.3.1 Access to memory. Program memory. Data memory. |
| | 3.3.2 Access to peripherals. Input / Output ports. |
| | 3.3.3 Interrupt control. |
| | 3.4 Integrated peripherals. |
| | 3.4.1 Timers. |
| | 3.4.2 Serial communication. UART RS232. SPI. I2C. |
| | 3.4.3 A/D and D/A converters. |
| | 3.5 Examples of commercial microcontrollers. |
| | 3.6 Microcontroller applications. |
| | 3.7 Tools for programming and verification. |
| ESSON 4 THEORY (2 h.). XILINX PICOBLAZE | 4.1 Introduction. |
| ICROPROCESSOR (I). | 4.1 Infoduction. 4.2 Versions of the Xilinx Picoblaze microprocessor. |
| | 4.3 Internal architecture of the Picoblaze microprocessor. |
| | 4.3 Internal architecture of the Picoblaze microprocessor. 4.4 Instruction set of the Picoblaze microprocessor. |
| | יא.א ווזגו מכנוטון זבר טו נוופ דונטטומצפ ווונו טטוטנפגטו. |

| LESSON 5 THEORY (1 h.). SOFTWARE | 5.1 Introduction. |
|---|--|
| DEVELOPMENT FOR XILINX PICOBLAZE MICROPROCESSOR. | 5.2 Syntax of an assembler program for the Picoblaze microprocessor. 5.3 Program development with pBlazeIDE environment for Picoblaze . |
| LESSON 6 THEORY (3 h.). XILINX PICOBLAZE | 6.1 Introduction. |
| MICROPROCESSOR (II). | 6.2 External architecture. |
| | 6.2.1 Input / Output instructions. |
| | 6.2.2 Connection of input peripherals.6.2.3 Connection of output peripherals. |
| | 6.2.4 Initial state. |
| | 6.2.5 External interrupts. |
| | 6.3 Design of peripherals for the Picoblaze microprocessor. |
| LESSON 7 THEORY (1 h.). INTRODUCTION TO SYSTEMS ON CHIP (SOC). | 7.1 Introduction to digital design methods. 7.1.1 Software method. |
| | 7.1.2 Hardware method. |
| | 7.2 Systems On Chip (SOC). |
| | 7.3 Systems On a Programmable Chip (PSOC). Microprocessors |
| | embedded in FPGAs. 7.3.1 Hardware Microprocessors. |
| | 7.3.2 Software Microprocessors. |
| | 7.4 Embedded microprocessor applications. |
| LESSON 8 THEORY (4 h.). HARDWARE / | 8.1 Introduction. |
| SOFTWARE CODESIGN. | 8.2 Software design. 8.3 Hardware design. |
| | 8.4 Stages of hardware / software codesign. |
| | 8.5 Hardware / software partition. |
| | 8.6 Examples hardware / software codesign. |
| | 8.7 Peripheral design. How to split functions between [hardware] and [software]. |
| LESSON 9 THEORY (6 h.). DESIGN OF COMPLEX | 9.1 Introduction. |
| SYSTEMS. | 9.2 Previous analysis of the most suitable solution. |
| | 9.3 Application specific peripherals. Design methods. |
| | 9.3.1 Practical examples. |
| LESSON 10 THEORY (2 h.). INTRODUCTION TO CORRECT DESIGN METHODS. | 10.1 Introduction. 10.2 Design of digital systems with FPGAs. |
| CONNECT DESIGN METHODS. | 10.2.1 Hierarchical design. |
| | 10.2.2 Independent technology design. |
| | 10.2.3 Timing design. |
| LESSON 11 THEORY (3 h.). SYNCHRONOUS DIGITAL SYSTEM DESIGN. | 11.1 Introduction. 11.2 Synchronous design. |
| DIGITAL STOTEM DESIGN. | 11.3 Synchronous sequential systems. FPGA design tips. |
| | 11.4 Synchronisation of input variables. |
| LESSON 1 LABORATORY (2 h.). STAGES OF | 1.1 Introduction. Xilinx ISE tool flow diagram. |
| DIGITAL SYSTEM DESIGN WITH FPGAS. | 1.2 VHDL description. 1.3 Behavioural simulation. |
| | 1.4 Synthesis. |
| | 1.5 Implementation. |
| | 1.6 Implementation options for the Xilinx Spartan 3E FPGA family. |
| | 1.7 FPGA Editor. 1.8 Timing simulation. |
| | 1.9 Timing analysis report. |
| | 1.10 Technology and configuration methods for Xilinx FPGAs. |
| | 1.11 Development boards based on FPGAs of Xilinx. |
| | 1.12 Configuration file (.BIT). 1.13 FPGA programming. ∏iMPACT∏. |
| | 1.14 Digital system testing. Frequent problems. |
| | 1.15 Examples. |
| LESSON 2 LABORATORY (2 h.). PERIPHERAL | 2.1 Introduction. |
| CIRCUIT DESIGN FOR THE PICOBLAZE MICROPROCESSOR. | 2.2 Guidelines on synchronous design with VHDL.2.3 Basic register in VHDL. |
| | 2.4 Data memory in VHDL. |
| | 2.5 Timer in VHDL. |
| LESSON 3 LABORATORY (2 h.). PERIPHERALS | 3.1 Introduction. |
| INTERFACE CIRCUIT DESIGN FOR THE PICOBLAZE MICROPROCESSOR. | 3.2 Input peripheral interface circuit in VHDL. 3.3 Output peripheral interface circuit in VHDL. |
| MCROI NOCESSOR. | 3.4 Interrupt storing circuit in VHDL. |
| LESSON 4 LABORATORY (2 h.). XILINX PICOBLAZE | E 4.1 Introduction. |
| MICROPROCESSOR SOFTWARE TOOLS. | 4.2 Program assembler and simulator in Mediatronix. Picoblaze IDE. |
| | 4.3 Basic examples. |

LESSON 5 LABORATORY (6 h.), DESIGN OF DIGITAL SYSTEMS BASED ON THE PICOBLAZE MICROPROCESSOR.

- 5.1.- Introduction.
- 5.2.- Picoblaze microprocessor source files.
- 5.3.- Design stages for digital systems based on the Picoblaze microprocessor.
- 5.3.1.- Choosing the right Picoblaze microcontroller.
- 5.3.2.- Picoblaze program design.
- 5.3.3.- Picoblaze program simulation.

5.3.4.- Generation of the necessary VHDL files for the implementation of the

Picoblaze Microprocessor in Xilinx Spartan 3E FPGA family.

5.3.5.- Peripheral circuit design for the Picoblaze microcontroller.

Additional circuits needed.

5.3.6.- Simulation of the peripheral and additional circuits.

- 5.3.7.- Implementation of the complete digital system.
- 5.3.8.- Test of the complete digital system.

5.4.- Design of a basic example with use of interrupts, based on the

Picoblaze microprocessor. LESSON 6 LABORATORY (6 h.). PROJECTS. DESIGN 6.1.- Design and implementation of a medium-complexity peripheral for OF PERIPHERALS FOR THE PICOBLAZE the Picoblaze 3 microprocessor, according to the instructions supplied by MICROPROCESSOR. the teacher through FaiTIC website.

LESSON 7 LABORATORY (6 h.). PROJECTS. DESIGN7.1.- Design and implementation of a medium-complexity application example based on the Picoblaze 3 microprocessor, according to the OF AN EMBEDDED SYSTEM BASED ON THE PICOBLAZE MICROPROCESSOR. instructions supplied by the teacher through FaiTIC website.

| Planning | | | |
|---|---------------------------|--------------------------------|----------------------------|
| | Class hours | Hours outside the classroom | Total hours |
| Introductory activities | 2 | 2 | 4 |
| Master Session | 12 | 16 | 28 |
| Troubleshooting and / or exercises | 12 | 19 | 31 |
| Laboratory practises | 14 | 20 | 34 |
| Tutored works | 6 | 12 | 18 |
| Tutored works | 6 | 12 | 18 |
| Long answer tests and development | 2 | 5 | 7 |
| Long answer tests and development | 2 | 8 | 10 |
| *The information in the planning table is for o | puidance only and does no | ot take into account the het | erogeneity of the students |

| Methodologies | |
|-------------------------|---|
| | Description |
| Introductory activities | Introduction to the subject key topics both theoretical and practical. |
| | Through this methodology the outcome CG3 is developed. |
| Master Session | Conventional lectures. |
| | Through this methodology the outcome CG3 is developed. |
| Troubleshooting and / o | r These sessions will include the realisation of exercises and works by part of the professor and of the |
| exercises | students. |
| | Through this methodology the outcomes CG3, CG4, CE8/T3, CE14/T9 and CE15/T10 are developed. |
| Laboratory practises | Guided practices will be set out in these sessions , as well as the realisation of circuits and programs. |
| | Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are developed. |
| Tutored works | The students will have to develop a laboratory project which consists of designing circuits and programs. This project is related to the laboratory lesson 6. |
| | Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are developed. |
| Tutored works | The students will have to develop a laboratory project which consists of designing circuits and programs. This project is related to the laboratory lesson 7. |
| | Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are developed. |

Personalized attention

| Methodologies | Description In class the teacher will assist the students. Besides, the students will have | the opportu | nitv te | o con | sult |
|----------------------------------|--|---------------|-----------------|----------------------------|----------|
| | with the teacher in office hours which will be published in the faculty websi | te. | | | |
| Tutored works | In class the teacher will assist the students. Besides, the students will have with the teacher in office hours which will be published in the faculty websi | | nity to | o cons | sult |
| Tutored works | In class the teacher will assist the students. Besides, the students will have with the teacher in office hours which will be published in the faculty websi | | nity to | o cons | sult |
| ssessment | | | | | |
| | Description | Qualification | Le | ning a earnin lesult | g |
| practises | Design of digital circuits in VHDL and assembler programs. It will be necessary to deliver the design source files and show the teacher in the laboratory the operation of each one of the circuits and programs. The assessment will be based on the operation of the circuits and programs developed in the practical sessions corresponding to the laboratory lesson 5, according to the published criteria. Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are assessed. | | B3 B4 B13 | C7 C8 C14 C15 | D2 D3 |
| Tutored works | Autonomous Project which consists of designing a complex peripheral. The peripheral must be composed of a control unit and an ALU and must be designed following the method analysed in the theoretical lesson 9. The content corresponds with laboratory lesson 6. | 20 | B3 B4 B13 | C7 C8 C14 C15 | D2 D3 |
| | The assessment will be based on the correct operation of the circuits and programs developed during the laboratory sessions assigned to lesson 6, as well as in the correct application of the theoretical concepts to the job done, according to the published criteria. | | | | |
| | It will be necessary to show every circuit and program to the teacher in the laboratory. | | | | |
| | Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are assessed. | | | | |
| | Autonomous Project which consists of designing a medium-complexity embedded digital system. The embedded system must be composed of a microprocessor and its peripherals, as well as the auxiliary circuits needed to work correctly. It will also be necessary to develop a program for the microprocessor in assembler language. The content corresponds with laboratory lesson 7. | 20 | B3 B4 B13 | C7 C8 C14 C15 | D2 D3 |
| , | The assessment will be based on the correct operation of the circuits and programs developed during the laboratory sessions assigned to lesson 7, as well as in the correct application of the theoretical concepts to the job done, according to the published criteria. | | | | |
| | It will be necessary to show every circuit and program to the teacher in the laboratory. | | | | |
| | Through this methodology the outcomes CG3, CG4, CG13, CE7/TE2, CE8/T3, CE14/T9, CE15/T10, CT2 and CT3 are assessed. | | | | |
| ong answer tests ind development | This exam will include two types of questions: | 25 | B3 | C14 C15 | |
| | 1) Multiple choice questions about the theoretical topics of the subjects. | | | 515 | |
| | 2) Design problems about circuits and programs, explaining the work done | | | | |
| | Through this methodology the outcomes CG3, CE14/T9 and CE15/T10 are assessed. | | | | |
| | Exam based on solving tasks and design problems about circuits and programs, explaining the work done | 25 | B3 B4 | C14 C15 | |
| | Through this methodology the outcomes CG3, CG4, CE14/T9 and CE15/T10 are assessed. | | | | |

Other comments on the Evaluation

The final mark will be expressed in numerical form ranging from 0 to 10, according to the valid regulation (Royal decree 1125/2003 of 5 September; BOE 18th September).

Following the guidelines of the degree the students will be offered two assessment systems: continuous assessment and final assessment.

CONTINUOUS EVALUATION:

The students are considered to have chosen the continuous assessment when they have attended 2 laboratory sessions or 2 theoretical sessions.

Laboratory class attendance is compulsory if the student has chosen continuous assessment.

The students who have chosen continuous assessment can only miss two laboratory sessions as a maximum.

Theoretical class attendance is considered crucial to achieve success in continuous assessment.

The fact of not attending theoretical classes alone will not imply the loss of the right to continuous assessment, but the student will have to study the theoretical concepts and prepare the laboratory practices on their own.

Weekly theoretical assignments will be given as homework. They must be handed in at the beginning of the following sesión.

The students who attend theoretical classes regularly (maximum of 2 absences) and hand in the theoretical assignments, will be given the opportunity to repeat the first theoretical exam at the end of the term if they do not pass it during the first term.

The students that have chosen continuous assessment, but do not pass the course, will have to do the final assessment in July, that is, they will have to repeat all the tasks, included those that had previously passed.

The students that pass the course by means of continuous assessment will not be allowed to repeat any task in the final assessment in order to improve the mark.

The students will develop the laboratory practices and the laboratory projects in groups of two students during the continuous assessment. Both students will be given the same mark.

The total mark will be the sum of the marks obtained in the different tasks of the subject.

To pass the subject, it is necessary that:

- The mark of each one of the theoretical exams is equal or greater than 5 over 10.
- The global mark of the laboratory tasks is equal or greater than 5 over 10.
- The student performs all the tasks indicated in the criteria assessment for both laboratory assignments.
- At least the timing simulation works properly in both laboratory assignments.
- The different tasks have to be delivered on the date specified by the professor, otherwise they will not be assessed.

In case the students pass all the different tasks, the final mark (FM) will be the weighted sum of the marks of each part of the subject:

FM = 0.25 * TE1 + 0.25 * TE2 + 0.10 * LP + 0.20 * AP1 + 0.20 * AP2

In case the students do not pass any of the tasks of the subject (mark of any task < 5), the final mark (FM) will be:

FM = Minimum [4.5; (0.25 * TE1 + 0.25 * TE2 + 0.10 * LP + 0.20 * AP1 + 0.20 * AP2)]

Being:

- TE1 = First partial theoretical examination.
- TE2 = Second partial theoretical examination.
- \cdot LP = Mark of the guided laboratory practices corresponding to lessons 5.

- AP1 = Laboratory Autonomous Project that consists of the design of a complex peripheral.
 - AP2 = Laboratory Autonomous Project that consists of the design of a medium-complexity embedded system.

FINAL ASSESSMENT:

The students that opt for the final assessment (both at the end of the term or in July) will have to do theoretical exam and a laboratory exam individually.

The students that opt for the final assessment will not be allowed to attend the theoretical exams that are hold during the term. Their laboratory tasks will not be evaluated during the term either.

The total mark will be the sum of the marks obtained in the different tasks of the subject.

To pass the subject, it is necessary that:

- The mark of each one of the theoretical exams is equal or greater than 5 over 10.
- The mark of the laboratory exam is equal or greater than 5 over 10.

In case the students pass all the different tasks, the final mark (FM) will be the weighted sum of the marks of each part of the subject:

FM = 0.25 * TE1 + 0.25 * TE2 + 0.50 * LE

In case the students do not pass any of the tasks of the subject (mark of any task < 5), the final mark (FM) will be:

FM = Minimum [4.5; (0.25 * TE1 + 0.25 * TE2 + 0.510 * LE)]

Being:

- TE1 = First partial theoretical examination.
- TE2 = Second partial theoretical examination.
- · LE = Laboratory examination.

COMMON FOR ALL THE STUDENTS:

ASSESSMENT CRITERIA.

Theoretical examinations.

The first theoretical examination will be scheduled around the eighth week of classes in the place and date determined by the professors and the faculty. It will include practical problems and test questions on the topics that have been studied until the previous week of the exam included.

The second theoretical examination will be scheduled together with the final term exam in the place and date determined by the faculty. It will include practical problems on all the topics that have been studied in the subject

The students will have to answer all the exam questions properly to obtain the maximum mark.

Laboratory guided practices (only for continuous evaluation).

Only the correct operation of the circuits and programs developed in the laboratory sessions which correspond to the laboratory lesson 5 will be evaluated, according to the evaluation criteria.

The total mark of the assessable laboratory practices (LP) corresponds to the 10% of the total mark of the subject. It will be necessary to deliver the required source files.

Autonomous laboratory assignments (only for continuous evaluation).

Assignment 1. Complex peripheral. Design of a peripheral for the microprocessor used in the subject. The peripheral has to be formed by a control unit and an ALU, according to the method studied in the theoretical lesson 9 of the subject.

Assignment 2. Embedded System. Design of an embedded system based on the microprocessor studied in the theory of the subject. This embedded system has to include the complex peripheral design in assignment 1.

The assessment criteria for both the laboratory practices (laboratory lesson 5) and the two laboratory assignments are the following:

1) Functionality. (50 %)

Demonstrable by:

- Basic functional simulations (without real delays) (10 %):
- Simulation of the [software] (only in embedded systems).
- Behavioural simulation of the different [hardware] circuits.

 Behavioural simulation of the complete embedded system ([hardware]] + [software]) (only in embedded systems).

• Timing simulations (with real delays) (20 %)

Timing simulation ([Post-route]) of the different [hardware] circuits.

Timing simulation ([Post-route]) of the complete embedded system ([hardware] + [software]) (only in embedded systems).

• Tests on the development board. (20%)

- Board test of the different [hardware]circuits.
- Board test of the complex peripheral.
- Board test of the complete embedded system ([hardware] + [software]) (only in embedded systems).

2) Design correctness. (20%)

Demonstrable by:

- Suitable [hardware] / [software" partitioning (only in embedded systems).
- Suitable distribution of tasks between the control unit and the ALU (only in complex peripherals).
- Utilisation of the most suitable [hardware] circuits for each task.
- Suitable hierarchical organisation of the [hardware].
- Application of synchronous design techniques.
- · Optimisation of the VHDL description.

 \cdot Suitable structure of the assembler program, with the inclusion of the necessary subroutines (only in embedded systems).

- · Utilisation of the microprocessor interrupts when it is adequate (only in embedded systems).
- 3) Analysis of the FPGA implementation. (10%)

Analyse the FPGA logical resources used and their justification.

Analyse the internal system delays.

4) Documentation of the design and FPGA implementation. (20 %)

a. Report. It will be necessary to deliver a report of a maximum of 10 pages for each of the laboratory lessons 5 to 7 that will have to follow the index supplied by the professor. In the report, all these things will be considered:

- · Clear structure and order.
- · Clear and sufficient explanations for the understanding of the work done.
- · Inclusion of suitable and readable figures, included results of simulation.
- Inclusion of relevant data for the understanding of the work done.
- b. Source design files.
- Enough comments in the VHDL files to explain the sentences used.
- Enough comments in the assembler files to be understood (only in embedded systems).

Laboratory exam (only for final assessment).

The examination will consist of the design of VHDL circuits VHDL and assembler programs for the microprocessor used in the subject. These circuits and programs may be part of a complex peripheral or an embedded system and will have a similar complexity to those designed in the laboratory lessons 5, 6 and 7 of the subject. The student will have to perform the simulations and board tests stipulated in the exam, during the time assigned.

The correct operation of the circuits and programs developed during the exam will be evaluated, as well as the correct application of the theoretical concepts to the work done, according to the assessment criteria.

It will be necessary to show the operation of each of the circuits and programs to the professor, in the laboratory.

To pass this exam, it will be necessary:

□ To develop all the tasks indicated in the exam.

□ That at least the timing simulation works properly in all the sections.

Sources of information

Recommendations Subjects that continue the syllabus Design and synthesis of digital systems/V05G300V01923

Subjects that it is recommended to have taken before

Programming I/V05G300V01205 Digital Electronics/V05G300V01402 Physics: Fundamentals of Electronics/V05G300V01305

Other comments

The students will have previously followed the subject Digital Electronics. It gives the necessary knowledge to understand the topics of this course. It is not necessary to have passed it.

Besides, it is recommended that the students have previously followed the subject Physical: Foundations of Electronics and Programming I. They give the necessary knowledge to understand some topics of this course.