# Universida<sub>de</sub>Vigo

## Subject Guide 2015 / 2016

	Subject Guide 2015 / 20.
Year	Quadmester
1st	2nd
ircuits (ICs) base	ed on CMOS technology
topologies of ar	nalog circuits in CMOS
egrated circuits.	
5 technology.	
	ha an a 'a l'ata a nal
easons stating th	nem-, to specialists and
ing in largely sel	lf-directed or autonomo
untamiliar envir	onments within broader
	Training and
	Learning Result
	C10
	C10 C10
rcuite	
rcuits	A5 B8
	C10
	C10 C10
	C10 A4
	A4 C10
and course plan	ning. Basic concepts of
	s and course planr grated circuits (ICs

	Introduction to ICs manufacturing. Planar technology. Manufacturing sequence of ICs in CMOS technology. Structure of MOS transistors. Manufacturing example: CMOS inverter. Masks pattern (layout). Technological design rules. Methodologies and tools for design assistance. d Specification of the physical structure of MOS transistor. Specification of
routing strategies (1h)	the physical structure of a resistor. Specification of the physical structure of a capacitor. Strategies for performing transistors with high aspect ratio. Strategies for matched transistors.
Chapter 4: Basic amplifier topologies (2h)	Common source topology. Common drain topology. Common gate topology. Cascode topology. Push_Pull amplifier. Physical design examples.
Chapter 5: Current mirror (3h)	Current sources. Basic structure of a current mirror. Analysis of functioning. Frequency response. Cascode topology. Physical design examples.
Chapter 6: Differential pair (3h)	Differential pair structure. DC analysis. AC analysis. Specifications and design of the physical structure of a self-biased differential amplifier topology. Common mode rejection ratio. Matching of transistors. Slew rate limitations. Physical design examples.
Chapter 7: Operational amplifier (2h)	Two stages operational amplifier. Design parameters. Operational Transconductance Amplifier (OTA). Examples of physical designs.
Chapter 8: Preparing for manufacturing (2h)	Distribution in the base plane. Pad and terminals. Specification formats. Packages.
Laboratory session 1: Introduction to design tools for ICs (2h)	Introduction to design tools for analog ICs. Current mirror example. Electric simulation. Design Rules Check (DRC) and layout extraction.
Laboratory session 2: Design of self-biased differential pair (2h)	Electrical specification. Characterization of DC operating parameters. Characterization of AC operating parameters.
Laboratory session 3: Design of self-biased differential pair II (2h)	DRC and layout extraction. Layout versus schematic (LVS). Post-layout simulation.
Laboratory session 4: Design of a transconductance amplifier (2h)	Electrical Specification. Physical specification. Operation testing.
Laboratory session 5: Preparing for manufacturing (2h)	For the circuit obtained in Laboratory session 4, perform the required steps to create the information needed in order to send the circuit to manufacture.

Planning			
Class hours	Hours outside the classroom	Total hours	
14	28	42	
4	28	32	
9	22.5	31.5	
1	4	5	
1	5.5	6.5	
1	7	8	
		classroom           14         28           4         28           9         22.5           1         4	

\*The information in the planning table is for guidance only and does not take into account the heterogeneity of the students.

	Description
Master Session	The professor will present the relevant concepts of the course. Before each lecture, students must carry out a preparation analysis of the topics to be addressed. The aim is to encourage active participation of students, who may ask questions or expose doubts during the session. For a better understanding of certain content, practical examples or case studies will be discussed
Troubleshooting and /	or Students will work in small teams (C-type groups) in the physical design and characterization of a
exercises	circuit consisting of active devices and passive components, under the close guidance of professors. Attendance will be recorded. The activities to be developed by each team are: - Analysis of possible solutions and design alternatives.
Laboratory practises	Students work in groups of two people. They will work with IC CAD tools for IC design, in which the will carried out the definition of an electronic circuit both electrical and physical level, the verification of compliance with specifications and design preparation for manufacturing. Attendance will be recorded and performance of each group in each lab assignment will be evaluated.

Personalized atte	ntion	
Methodologies	Description	

Master Session	The teaching staff will attend doubts and enquiries of the students about the theoretical contents, previous preparation of laboratory practices as well as its contents. Professors will also resolve the doubts and enquiries of students about specifications, theoretical and practical aspects of the assigned project as well as those about the content and structure of the explanatory report. In addition, students will be guided about the structure and contents of the sessions of presentation and defense of the results achieved in the project. Students will have the opportunity to attend personalized or group mentoring.
Laboratory practises	The teaching staff will attend doubts and enquiries of the students about the theoretical contents, previous preparation of laboratory practices as well as its contents. Professors will also resolve the doubts and enquiries of students about specifications, theoretical and practical aspects of the assigned project as well as those about the content and structure of the explanatory report. In addition, students will be guided about the structure and contents of the sessions of presentation and defense of the results achieved in the project. Students will have the opportunity to attend personalized or group mentoring.
Troubleshooting and / or exercises	The teaching staff will attend doubts and enquiries of the students about the theoretical contents, previous preparation of laboratory practices as well as its contents. Professors will also resolve the doubts and enquiries of students about specifications, theoretical and practical aspects of the assigned project as well as those about the content and structure of the explanatory report. In addition, students will be guided about the structure and contents of the sessions of presentation and defense of the results achieved in the project. Students will have the opportunity to attend personalized or group mentoring.

	Description	Qualification	n Training and Learning Results
Short answer tests	As part of the continuous evaluation, it will take place in mid-course an individua written test of 30 minutes, in one of the lecture sessions. This test will involve 10% of the final grade. This test is the last chance for students to decide whether or not they opt for continuous evaluation. All students completing the test implicitly choose to follow continuous evaluation. The remaining students have to explicitly declare their choice. The lack of declaration from a student means he/she will not follow continuous evaluation. Another written test of 60 minutes will be held in the date of the final exam. This test will have two parts and it is compulsory in whole for students not in continuous evaluation. Students in continuous evaluation can also voluntarily complete the first part since the contents correspond to the first written test. In that case, the score they will receive in this part of the course evaluation will be the one achieved in this second test. The second part of the test is mandatory for all students. Each of the parts will involve 10 % of the final qualification. To pass the course, students must achieve in each part a mark of 4 or higher in a 0-10 scale (or in the intermediate test, where appropriate). Competences CE10 and CB4 will be assessed in these tests.		A4 C10
Troubleshooting and / or exercises	As part of the continuous evaluation, it will take place in mid-course an individua written test of 30 minutes, in one of the lecture sessions. This test will involve 10% of the final grade. This test is the last chance for students to decide whether or not they opt for continuous evaluation. All students completing the test implicitly choose to follow continuous evaluation. The remaining students have to explicitly declare their choice. The lack of declaration from a student means he/she will not follow continuous evaluation. Another written test of 60 minutes will be held in the date of the final exam. This test will have two parts and it is compulsory in whole for students not in continuous evaluation. Students in continuous evaluation can also voluntarily complete the first part since the contents correspond to the first written test. In that case, the score they will receive in this part of the course evaluation will be the one achieved in this second test. The second part of the test is mandatory for all students. Each of the parts will involve 10 % of the final qualification. To pass the course, students must achieve in each part a mark of 4 or higher in a 0-10 scale (or in the intermediate test, where appropriate). Competences CE10 and CB4 will be assessed in these tests.		A4 B8 C10

Practical tests, real The evaluation of the practical tests will be performed from memory supporting task execution and public presentation of results. Each group of students you must submit a / or simulated. report of the work has been carried out, indicating expresses the contribution of

each to the whole, as well as methodology followed for the distribution and coordination of tasks. The evaluation of the work will be based on the following aspects:

- Analysis of alternatives

- Correct implementation and design verification
- Design compaction

- Use of appropriate strategies to minimize the effects of imperfections in the manufacturing process and to ensure good matching of the electrical characteristics between components or devices that like this require it by functional reasons.

- Information for integrated circuit manufacturing.

- Formal aspects: clarity and order, including figures and appropriate and outstanding data, as well as explanations in a concrete and comprehensive way. Each student will have an individual public exposure of the project has personally performed (including tasks planning and coordination if applicable). The presentations of the students from each group will be out in the same session, 1 hour. Each student will have 5 minutes for their presentation. At the end of the presentation, students must answer questions from teachers and other students present. The evaluation will be based on both the content and formal aspects of the presentation and the answers to questions. It may also assess positively to students who perform relevant questions. The explanatory report should be submitted at least two days before public presentation of work. To pass the course, the student will need obtain at least a score of 5 over 10 in memory, get to least a score of 5 out of 10 in public presentation. In the evaluation of the practical tests, the memory note will weigh 70% and the presentation 30%.

In this test the CE10, CB4, CB5 and CG8 skills are evaluated.

#### Other comments on the Evaluation

Final test will be 50% of the overall grade of the course. It will consist of two parts: short answer questions and resolution of problems. The part of the questions will represent 40 % of the test qualification and the part of resolution of problems the other 60%. In order to calculate the grade it is necessary to obtain at least 50 % of the maximum score for each part.
They must develop a project, and deliver the corresponding report and public presentation (in the same sessions and with the same criteria as students in continuous evaluation). Reports are due two days before the public presentation. The project qualification will involve 50% of the overall grade of the course. In the final qualification of the project, the memory report has a corresponding percentage of 70% and the other 30% is obtained from the qualification of the presentation. In order to calculate the grade it is necessary to obtain at least 50 % of the average for each part.

Students not passing the course in the first call will have the opportunity to attend a second call. To pass the course, students must achieve in each part at least 50 % of the maximum score.

### Sources of information

R. Jacob Baker, CMOS Circuits desing, Layout and Simulation, John Wiley & amp; Sons,

Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert G. Meyer, **Analysis and Design of Analog Integrated Circuits**, John Wiley & Core, Sons,

Behzad Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill,

#### Recommendations

A4 B8 C10 A5

60