## Universida<sub>de</sub>Vigo

#### Subject Guide 2015 / 2016

IDENTIFYIN	IG DATA				
Electronic	Systems for Signal Processing				
Subject	Electronic Systems				
	for Signal				
	Processing				
Code	V05G300V01522				
Study	(*)Grao en				
programme	Enxeñaría de				
	Tecnoloxías de				
	Telecomunicación				
Descriptors	ECTS Credits	Choose	Year	Quadmester	
	6	Optional	3rd	1st	
Teaching	Spanish				
language	Galician				
Department					
Coordinator	Valdés Peña, María Dolores				
Lecturers	Valdés Peña, María Dolores				
E-mail	mvaldes@uvigo.es				
Web	http://www.faitic.uvigo.es				
General	This course introduces the basic concepts of	digital signal processing s	ystems from the	point of view of its	
description	hardware implementation. Emphasis is put on FPGAs-based solutions, using professional software design tools				
-	and hardware supports. The nature of the con	urse is mainly practical. It	enhances the d	evelopment of	
	collaborative projects whose ultimate goal is the design of electronic signal processing systems.				

# Competencies Code B4 CG4: The ability to solve problems with initiative, to make creative decisions and to communicate and transmit knowledge and skills, understanding the ethical and professional responsibility of the Technical Telecommunication Engineer activity. B6 CG6: The aptitude to manage mandatory specifications, procedures and laws. B0 CG00 The ability to work in multidisciplinant groups in a Multilanguage environment and to communicate in writing

- B9 CG9: The ability to work in multidisciplinary groups in a Multilanguage environment and to communicate, in writing and orally, knowledge, procedures, results and ideas related with Telecommunications and Electronics.
- B13 CG13 The ability to use software tools that support problem solving in engineering.

C39 (CE39/SE1): The ability to construct, exploit and manage the receiving, transporting, representation, processing, storage, manage and presentation multimedia information from the electronic systems point of view.

C45 (CE45/SE7): The ability to design interface, data capturing and storage devices, and terminals for services and telecommunication systems.

D2 CT2 Understanding Engineering within a framework of sustainable development.

D4 CT4 Encourage cooperative work, and skills like communication, organization, planning and acceptance of responsibility in a multilingual and multidisciplinary work environment, which promotes education for equality, peace and respect for fundamental rights.

#### Learning outcomes Expected results from this subject Training and Learning Results Understand the fundamental design principles of the signal processing hardware systems. B6 C39 B13 C45 Ability to decide different design strategies depending on the application. Β4 C39 D2 C45 Ability to choice the most suitable hardware architecture for each application. B4 C39 B6 C45 Ability to design basic circuits for audio and image processing. Β4 C39 D4 B6 C45 Β9 B13

Acquire skills in the use of design, simulation and implementation tools of signal processing systems.	B13	C39 C45	
Acquire skills to verify the proper operation of complex hardware systems.	B6	C39	
	B13	C45	
Acquire skills to combine different software tools and hardware platforms.	B13	C39	
		C45	
Ability to document hardware design projects.	B4		D4
	B9		

Contents	
Торіс	
Theory: Theme 1. Introduction	- Basic architecture of electronic signal processing systems: signal
	conditioning, sampling, conversion, and reconstruction.
Theory: Theme 2. Types of signal processing	-Different hardware and software solutions: DSP and FPGAs.
	-Processing forms: Serial/Parallel, Hardware/Software.
	-Hardware cost of regular signal processing circuits. Logical resources
	used. Processing rate.
Theory: Theme 3. Arithmetic in DSP	-Data types.
	-Data modification: quantification and overflow.
	<ul> <li>Arithmetic operations and associated circuits.</li> </ul>
	-Associated concepts: critical path, pipeline and latency.
Theory: Theme 4. Siignal conditioning and	<ul> <li>Example of a real system for signal conditioning and sampling using a</li> </ul>
sampling	FPGA-based development board.
Theory: Theme 5. Design and Implementation of	- Implementation of digital filters in FPGA.
Digital Filters	<ul> <li>Analysis of full parallel and semi-parallel solutions: hardware costs,</li> </ul>
	operation rates.
Theory: Theme 6. Design of image processing	<ul> <li>Examples of basic image processing systems.</li> </ul>
systems	<ul> <li>Analysis of hardware resources required.</li> </ul>
	- Implementation and performance analysis.
Theory: Theme 7. Design of audio processing	<ul> <li>Examples of audio processing systems.</li> </ul>
systems	<ul> <li>Analysis of required hardware resources.</li> </ul>
	- Implementation and performance analysis.
Theory: Theme 8. Design of signal processing	- Examples of signal processing systems for communication applications.
systems for communications	- Implementation and performance analysis.
Labs: Design of basic signal processing systems.	- Design, implementation and verification of basic signal processing
	systems described using VHDL: digital filters, communication applications,
	image processing, audio processing.
	- Using the ISE design tool from Xilinx and MATLAB from MathWorks.

Planning			
	Class hours	Hours outside the classroom	Total hours
Laboratory practises	12	24	36
Projects	12	60	72
Master Session	14	14	28
Short answer tests	2	4	6
Jobs and projects	2	6	8
*The information in the planning table i	s for guidance only and does no	ot take into account the hete	erogeneity of the students.

Methodologies	
	Description
Laboratory practises	Basic signal processing systems will be implemented using FPGAs.
	CG6, CG9, CE39, CE45 and CG13 competencies will be worked on.

Projects	Working groups of two or three students will be established. Each group will develop two projects along the course. These projects will address the design of signal processing systems of low and medium complexity, respectively. The implementation of the projects will be mainly in laboratory hours (hours type B). Additionally, small groups (Groups Type C) will be available allowing monitoring the projects to be developed in the course. Activities to be developed in groups C:
	Activity 1. Description, analysis and discussion of the systems designed in the first project of the course. Presentation of results. Duscussion of design alternatives.
	Activity 2. Analysis and monitoring of the proposed solution for the second project.
	Activity 3. Demonstration of the behavior of systems designed in the second project. Analysis and discussion of results.
	CG6, CG9, CE39, C345, CG13, CT2, CG4 and CT4 competencies will be worked on.
Master Session	The theoretical content of the course will be presented by the teacher.
	CG6, CE39 and CE45 competencies will be worked on.

#### Personalized attention

Methodologies	Description
Master Session	The teacher will personally attend student is doubts and queries related to theoretical contents, laboratory practices and projects. Students will have the opportunity to attend to individual or group tutorials, which will be held at the teacher's office following the schedule to be established at the beginning of the course, to be published at the course is website.
Laboratory practises	The teacher will personally attend student is doubts and queries related to theoretical contents, laboratory practices and projects. Students will have the opportunity to attend to individual or group tutorials, which will be held at the teacher's office following the schedule to be established at the beginning of the course, to be published at the course is website.
Projects	The teacher will personally attend student is doubts and queries related to theoretical contents, laboratory practices and projects. Students will have the opportunity to attend to individual or group tutorials, which will be held at the teacher's office following the schedule to be established at the beginning of the course, to be published at the course is website.

Assessment					
	Description	Qualification	Tra L	iining earnir Result	and 1g s
Short answer tests	There will be a short-answer test on the theoretical issues of the course. More information is provided in the "Other Comments" section below.	20		C39 C45	
	This test will assess competencies CE39 and CE45.				
Jobs and projects	There will be two projects during the course. In the first project the student will design a basic signal processing system. The weight of this assessment is 35% of the total grade for the course. The second project will involve the design of a signa processing system of medium complexity and its evaluation will be a 45% of the final grade. More information is provided in the "Other Comments" section that follows.	80	B4 B6 B9 B13	C39 C45	D2 D4
	These projects will assess competencies CG4, CG6, CG9, CG13, CE39, CE45, CT2 and CT4				

### Other comments on the Evaluation

According to the guidelines for the degree programme , two evaluation systems will be offered to students: continuous assessment and a final exam.

#### 1.- Continuous assessment

The evaluation of the course is done through continuous assessment, which consists of a theory test and the delivery of two theoretical-practical works (projects). However, the realization of a final test is also included as an alternative.

The theoretical examination will include the contents of the first three temes of the course and will take place during lecture hours (Type A hours). The weight of this examination will be 2 points out of 10.

The first theoretical-practical work will include themes 1 to 5. It will consist of the design of a basic signal processing sysem. This work will be conducted in laboratory hours (Type B hours) in groups of two or three students. As a result of the work a descriptive report of the designed system must be delivered and the results discussed later. The weight of this assessment is 3.5 points out of 10.

The second theoretical-practical work will include themes 6 to 8. This work will be conducted in laboratory hours (Type B hours) in groups of two or three students. The weight of this assessment is 4.5 points out of 10.

The final grade for the course will be the sum of the three assessments. To pass the course a student must meet the following conditions:

- Get at least 5 out of 10 in the overall evaluation.

- Get at least 40% of the maximum score for each of the evaluation activities.

Students who fail any of the assessments shall be submitted to the corresponding final exam. Similarly, students who want to improve the grade obtained in any of the assessments may be submitted to final exam.

In the case a student fails to obtain at least 40% of the maximum score in any of the assessment activities, but has above the minimum of 5 out of 10 in the overall assessment, the student will be considered suspended and the note 4.5 will appear in the minutes.

It is understood that the student chooses continuous assessment if he/she conducts the first theoretical-practical work, and since then will be considered submitted to this evaluation alternative.

#### 2.- Assessment by final exam.

The final exam will consist of the same evaluative activities covered by continuous assessment. This means that on the date scheduled for the final exam students who have not opted for the continuous assessment should make the theoretical examination of the themes 1 to 3 of the course and deliver the reports of both theoretical-practical works equivalent to that performed by continuous assessment. The theoretical-practical works will be discussed in the week following delivery.

As noted above, those students who have opted for continuous assessment and not passed any assessment activities or want to improve their grade may also pass a final exam only with the theme (or themes) to be considered. In this case the grade will be the highest between the final examination and continuous assessment.

#### 3.- Second call (July)

The second call assessment exam will be similar to the final examination described in item 2 above.

#### Sources of information

U. Meyer-Baese, **Digital signal processing with Field Programmable Gate Arrays**, 3th ed., James H. McClellan, Ronald W. Schafer, Mark A. Yoder, **Signal processing first**, John G. Proakis, Dimitris G. Manolakis, **Digital signal processing**, 4th ed., XUP, University of Strathclyde and Steepest Ascent, **DSP for FPGA Primer**, John G. Proakis, **Tratamiento digital de señales : principios, algoritmos y aplicaciones**, 4ª ed.,

#### Recommendations

#### Subjects that are recommended to be taken simultaneously

Programmable Electronic Circuits/V05G300V01502

#### Subjects that it is recommended to have taken before

Digital Electronics/V05G300V01402 Digital Signal Processing/V05G300V01304